annotate tests/equiv.ur @ 2234:2f7ed04332a0

Progress on LRU cache but still more known bugs to fix.
author Ziv Scully <ziv@mit.edu>
date Sun, 28 Jun 2015 12:46:51 -0700
parents 71bafe66dbe1
children
rev   line source
adamc@19 1 type t1 = {A : int, B : float}
adamc@19 2 type t2 = {B : float, A : int}
adamc@19 3 val e1 : t1 -> t2 = fn x => x