view caching-tests/test.urs @ 2302:ace43b90b388

Tiny concurrency bugfix (race condition on cache->timeNow).
author Ziv Scully <ziv@mit.edu>
date Fri, 20 Nov 2015 10:51:43 -0500
parents f8903af753ff
children
line wrap: on
line source
val cache : int -> transaction page
(* val cacheAlt : int -> transaction page *)
(* val cacheR : {Id : int, FooBar : int} -> transaction page *)
(* val cache2 : int -> int -> transaction page *)
val flush : int -> transaction page
(* val flash : int -> transaction page *)
(* val floosh : int -> transaction page *)
(* val flush17 : transaction page *)